Data and code underlying the research of: CCO-ADC for CIM Accelerators
doi: 10.4121/e6614bef-e325-4555-b53c-1e236b8b23cd
This targets image classification applications. This work presents a memory-periphery co-design to perform accurate A/D conversions of analog matrix-vector-multiplication (MVM) outputs. A novel scheme is introduced where select-lines and bit-lines in the memory are virtu- ally fixed to improve conversion accuracy and aid a ring-oscillator-based A/D conversion, equipped with component sharing and inter-matching of the reference blocks. In addition, we deploy a self-timed technique to further ensure high robustness addressing global design and cycle-to-cycle variations. The concept is demonstrated using a 4Kb CIM chip prototype using resistive bitcells on TSMC 40nm CMOS technology. This dataset includes schematic netlist files, chip photos, raw data on the Excel sheets for latency and power estimations/simulation results, and Matlab codes for generating the graphs and figures in the associated publication.
- 2024-02-16 first online, published, posted
- DAIS (grant code 101007273) DAIS
DATA
- 13,884 bytesMD5:
ab762094d3429cbc37adec38443531eb
Y2023_AICAS_Readme.docx - 15,322,588 bytesMD5:
669b56af586786926b1ddfebdf69a244
Y2023_AICAS.zip -
download all files (zip)
15,336,472 bytes unzipped