PV2 Speculoos: SPECification LOgics fOr Synthesisgenerates AIGER circuits based on descriptions of register updates and output expressions

Set of tools for Register Transfer Level hardware description

Application domain/field

Type of tool

Synthesis tool?

Expected input

Description of register updates and output expressions?

Format:

Own language, .spec file

Expected output

AIGER circuit

Internals

Given a basic language, it can generate AIGER files.
Hardware Synthesis

Links

Repository: https://github.com/romainbrenguier/Speculoos

Last commit date

29 May 2017

ProVerB specific

View/edit source (Markdown)



ProVerB is a part of SLEBoK. Last updated: July 2022.